Timezone isn't accessible, please provide the correct parameters
eventFeedUrl=http://realintelligence.com/customers/expos/00Do0000000aAt2/FMS_xmlcreator/a0J1J00001H0ji2_specific-event-list.xml
trackCategory=Session
eventID=a0J1J00001H0ji2
timezone=
duration=PTH
, NaNth
9:45-10:50 AM
NVME-101B-1: Zoned Namespaces Overview/Endurance Group Management (NVMe Track)
Paper Title: Endurance Group Management: Host control of SSD media organization

Paper Abstract: SSD customers can have different requirements for the organization of the media in a drive: one large pool of capacity, separate sub-drives with performance isolation (I/O determinism), or one large pool plus a small pool capable of higher-performance writes. By allowing the host to configure a drives media in the field, a single SSD model can satisfy very different use cases. NVMe Endurance Group Management provides a mechanism for media to be configured into Endurance Groups and NVM Sets. This presentation will explain various use cases and how the mechanism is used to configure not just SSD media but also storage array components.

Paper Author: Mark Carlson, Principal Engineer, Industry Standards, KIOXIA
Paul Suhler, Principal Engineer - SSD Standards, KIOXIA

Author Bio: Mark Carlson is Principal Engineer Industry Standards at Toshiba Memory, where he is working to build up a foundation of standard interfaces needed to automate administrative tasks in data centers. He is co-chair of the SNIA Technical Council, co-chair of the SNIA Cloud Storage and Object Drive technical working groups, and one of the authors of the CDMI Cloud Storage standard. He has over 35 years of experience in networking and storage development including positions at Oracle, Sun Microsystems, and Fujitsu. He has also been active in the DMTF. He earned a BSEE from Washington State University and holds a patent in configuring system resources. He has spoken at many industry forums and events, including Flash Memory Summit.

Author 2 Bio: Paul Suhler is a storage architect in SSD engineering at Micron Technology, where he is responsible for NVMe interfaces and for educating internal teams as well as customers. He is Micron's primary representative to the NVMe Technical Work Group to which he has contributed many proposals. He is also active in the SFF Technical Work Group, having chaired working groups on the U.3 specification, Ethernet drive connectors, and Ethernet speed negotiation. He has worked in the data storage industry for over twenty years at companies including HGST, Quantum, Seagate, and Adaptec. He has also been a member of the research faculty at the University of Southern California. He received the INCITS Technical Excellence Award, and is a Senior Member of IEEE. He holds a PhD and BS in computer engineering from the University of Texas at Austin, and an MS in computer engineering from the University of California, Berkeley. He is the author of papers and journal articles on parallel computing.