Timezone isn't accessible, please provide the correct parameters
eventFeedUrl=http://realintelligence.com/customers/expos/00Do0000000aAt2/FMS_xmlcreator/a0J1J00001H0ji2_specific-event-list.xml
trackCategory=Session
eventID=a0J1J00001H0ji2
timezone=
duration=PTH
, NaNth
3:40-6:00 PM
ARCH-102-1: NVMe Zoned Namespaces for Improved Performance and Scalability (Architectures Track)
Paper Title: SPDK Flash Translation Layer Library for Zoned Namespace SSDs

Paper Abstract: The SPDK Flash Translation Layer library provides block device access on top of non-block SSDs implementing Zoned Namespace interface. Such SSDs provide more flexibility with regard to data placement decisions, over-provisioning, garbage collection and wear leveling. FTL library handles logical to physical address mapping and manages the defragmentation process. Presentation will focus on explaining library core concepts and components, how the library should be used and what benefits could be obtained.

Paper Author: Wojciech Malikowski, Software Engineer, Intel Technology Poland

Author Bio: Wojciech Malikowski is a software engineer and tech lead in the Nonvolatile Memory Solutions Group at Intel in Gdansk, Poland. He has ten years of professional experience in all phases of software development, including design, architecture, implementation, test and support. For the last 5 years he has focused on data storage technologies, with his current focus being around architecting and developing an SPDK-based FTL module for both ZNS SSDs and Open-Channel SSDs. He holds a Masters in EE from Wroclaw University of Technology in Poland.